Looks more like a way of overcoming the limitations of their Infinity Fabric between separate dies, perhaps without going fully tiled like Intel's latest, probably to try and balance costs. Or perhaps this is just AMDs tile implementation for CPUs. Certainly not their first rodeo since they've been doing interposers with HBM for quite some time.